- 19. Japan Patent Office (JP)
- 12. Laid-open Patent Application Gazette (A)
- 11. Laid-open Patent Application No. Sho 58-178529
- 43. Disclosure Date: October 19, 1983
- 51. Int. Cl.³ ID Code Agency Control No. H 01 L 21/60 6819-5F

Number of Inventions: 1 Examination Requested: Yes

(Total 4 pages)

- 54. Invention Title: Hybrid Integrated Circuit Device
- 21. Application No. Sho 57-63012
- 22. Application Date: April 13, 1982
- 72. Inventor: Takashi [Yutaka?] Kondo, LSI Lab, Mitsubishi Denki Co., Ltd., 4-1 Zuihara, Itami City
- 71. Applicant: Mitsubishi Denki Co., Ltd., 2-2-3 Marunouchi, Chiyoda-ku, Tokyo
- 74. Representative: Nobuichi Kuzuno, Patent Agent, and one other

SPECIFICATION

1. TITLE OF INVENTION
Hybrid Integrated Circuit Device

CLAIMS

- (1) A hybrid integrated circuit device, comprising a circuit board with a through hole having a specified shape formed in a desired portion thereof, a wire conductor provided at the first surface of this circuit board and extending from the edge of said through hole, a semiconductor chip having an electrode formed in a region in the center of one main surface that is the same shape as the shape of said through hole and the peripheral part of said main surface is secured to the second surface of said circuit board so that said electrode formation region coincides with said through hole, and a bonding wire passing through said through hole to connect said semiconductor chip electrode and said wire conductor.
- (2) The hybrid integrated circuit device recited in claim 1, wherein an insulator is provided at the second surface of the circuit board; the insulator has a thickness greater than the thickness of the semiconductor chip, and a through hole with a shape larger than the external dimensions of said semiconductor chip is formed therein at a part corresponding to the securing location of said semiconductor chip on said second surface.

DETAILED DESCRIPTION OF THE INVENTION

The present invention pertains to a hybrid integrated circuit device (hereinafter "HIC") that mounts a semiconductor chip and external components on a circuit board.

FIG. 1(A) is a plan view showing the mounting part of a semiconductor chip on a circuit board in one example of a conventional HIC. FIG. 1(B) is a sectional view along line IB-IB in FIG. 1(A).

In the drawings, (1) is a circuit board with an indentation (1a) provided at one part of its surface, (2) is a plurality of wire conductors formed at the upper surface of the circuit board (1) so as to extend from the upper end of the side walls of the indentation (1a), (3) is a semiconductor chip with a plurality of electrodes (not shown in drawing) formed at specified intervals alternatingly along the edges of its first main surface and with its second main surface secured to the bottom of the indentation (1a), (4) is a bonding wire connecting the semiconductor chip (3)'s electrode (not shown in drawing) with the corresponding wire conductor (2), and (5) is a chip coat consisting of a resin such as silicone, epoxy, etc. and spreading from inside the indentation (1a) across part of the surrounding surface of the circuit board (1) and covering specified parts of the semiconductor chip (3), bonding wire (4), and wire conductor (2) and protecting the semiconductor chip (3) from external air.

Incidentally, this conventional HIC is the so-called wire bonding type, in which the second main surface of the semiconductor chip (3) is soldered to the bottom of the circuit board (1)'s indentation (1a) and each of the semiconductor chip (3)'s electrodes is connected to the wire conductor (2) corresponding to those electrodes by a bonding wire (4); so the mounting area of the semiconductor chip (3) on the circuit board (1) is larger than the area of the main surface of the semiconductor chip (3). Therefore it has the problem of being disadvantageous when the circuit board (1) requires miniaturization, as when an HIC is used in a watch or the like. In addition, the adhesion area between the chip coat (5) and the circuit board (1) is also large, so much stress is created inside the chip coat (5) due to the difference between the coefficient of thermal expansion of the circuit board (1) and the coefficient of thermal expansion of the chip coat (5), and the bonding wire (4) may break because of this stress, leading to the problem of bad reliability. The conventional means of solving this sort of problem is the so-called flip chip system, in which the semiconductor chip (3)'s plurality of electrodes all become projecting electrodes, and these projecting electrodes are simultaneously soldered to the wire conductors (2) corresponding to them. However, in this flip chip system the mounting area of the semiconductor chip (3) with its projecting electrodes on the circuit board (1) becomes identical to the area of the main surface of the semiconductor chip (3), so it is possible to miniaturize the circuit board (1), but the price of a semiconductor chip (3) with projecting electrodes is vastly higher than the price of a semiconductor chip (3) without projecting electrodes used in the wire bonding system. Also, it is not easy to simultaneously solder each projecting electrode of a projecting-electrode-type semiconductor chip (3) to the corresponding wire conductor (2) in a satisfactory manner, so manufacturing yield in the flip chip system is worse than manufacturing yield in the wire bonding system, and the manufacturing cost is also higher. These are defects.

The present invention considered the defects described above, so its object is to provide an HIC that miniaturizes the shape of the circuit board and achieves a low price by improving the structure of a semiconductor chip and circuit board so as to reduce the semiconductor chip's mounting area on the circuit board while using the wire bonding system.

FIG. 2(A) is a plan view showing the mounting part of a semiconductor chip on a circuit board in an HIC that is one embodiment of the present invention. FIG. 2(B) is a sectional view along line IIB-IIB in FIG. 2(A).

In the drawings, (11) is a circuit board with a through hole (11a) having a specific shape formed in a desired part thereof, (12) is a plurality of wire conductors formed at the first surface of the circuit board (11) so as to extend from the edge of the through hole (11a), (13) is a semiconductor chip with a plurality of electrodes (not shown in drawing) formed within a region in the center of one main surface with the same shape as the shape of the through hole (11a); the peripheral part of the semiconductor chip (13) is bonded to the second surface of the circuit board (11) with adhesive so that the semiconductor chip (13)'s electrode formation region coincides with the through hole (11a). (14) is a bonding wire passing inside the through hole (11a) to connect the semiconductor chip (13)'s electrode (not shown in drawing) with the corresponding wire conductor (12), and (15) is a chip coat consisting of a resin such as silicone, epoxy, etc. and covering from inside the through hole (11a) to specified parts of the surrounding semiconductor chip (13)'s electrode formation region, bonding wire (14), and wire conductor (12) and protecting the semiconductor chip (13) from external air.

With the embodiment thus constituted, the semiconductor chip (13) electrodes and the wire conductors (12) corresponding to them are connected by bonding wires (14) passing inside the through hole (11a), whose shape is smaller than the external dimensions of the semiconductor chip (13), so the mounting area of the semiconductor chip (13) on the circuit board (11) can be nearly the same as the mounting area when using the flip chip system while still using the wire bonding system, and miniaturization of the circuit board (11) can be achieved. Also, the price of the semiconductor chip (13) can be cheaper than the price of a projecting-electrode type of semiconductor chip (13) used in the flip chip system, and moreover the manufacturing yield is better than the manufacturing yield when using the flip chip system, so cost reduction can be achieved. In addition, the bonding area between the chip coat (15) and the circuit board (11) can be made smaller than in the conventional example shown in FIG. 1, so stress created within the chip coat (15) by the difference in their coefficients of thermal expansion is smaller than that in the conventional example shown in FIG. 1, and the risk of breaking the bonding wire (14) due to this stress is reduced, and reliability increases.

FIG. 4 [sic] is a sectional view showing the mounting part of a semiconductor chip on a circuit board in an HIC that is another embodiment of the present invention.

In the drawing, codes that are the same as the codes in the embodiment shown in FIG. 2 indicate equivalent parts, and explanation thereof shall be omitted. (16) is an insulator whose thickness is greater than the thickness of the semiconductor chip (13) and which has a through hole (16a) whose shape is larger than the outer dimensions of the semiconductor chip (13) formed therein; it is secured to the circuit board (11) and the semiconductor chip (13), which is bonded to the circuit board (11), is inserted into the through hole (16a). This insulator (16) has the function of keeping the semiconductor chip (13) from being struck by external bodies and damaged.

An embodiment with this sort of constitution has the same effect as the embodiment shown in FIG. 2, and the semiconductor chip (13) is protected by the insulator (16), so handling it during shipping and so forth is easy.

In this embodiment the insulator (16) is secured to the circuit board (11), but the insulator (16) may also be structurally integrated with the circuit board (11).

Furthermore, the chip coat (15) was provided in each of the aforesaid embodiments, but it is not always necessary to provide the chip coat (15). If the semiconductor chip (13) is protected from external air by a glass film or the like, the chip coat (15) may be dispensed with. Also, the peripheral part of the semiconductor chip (13) was secured to the circuit board (11) using adhesive in each of the aforesaid embodiments, but this is not always limited to adhesive. The peripheral part of the semiconductor chip (13) may be secured to the circuit board (11) using a solder material such as solder, or some of the plurality of electrodes of the semiconductor chip (13) can be disposed at the peripheral part of the semiconductor chip (13), with these electrodes disposed at the peripheral part made into projecting electrodes, and the peripheral part of the semiconductor chip (13) can be secured to the circuit board (11) using these projecting electrodes.

As explained above, in the inventive HIC a through hole having a specified shape is formed in a circuit board on whose first surface wire conductors are formed, electrodes are formed within a region in the center of a semiconductor chip's main surface having the same shape as the shape of the aforesaid through hole, the peripheral part of the aforesaid semiconductor chip's main surface is secured to the aforesaid circuit board's second surface so that the aforesaid through hole and the aforesaid electrode formation region coincide, and the aforesaid electrodes of the aforesaid semiconductor chip and the aforesaid wire conductors are connected by bonding wires passing inside the aforesaid through hole, so the mounting area of the aforesaid semiconductor chip on the aforesaid circuit board can be approximately nearly the same as the mounting area when using the flip chip system while still using the wire bonding system, and the aforesaid circuit board can be miniaturized. Also, the price of the aforesaid semiconductor chip can be made cheaper than the price of a projecting-electrode type of semiconductor chip used in the flip chip system, and moreover the manufacturing yield is better than the manufacturing yield with the flip chip system, so the price can be reduced.

4. BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1(A) is a plan view showing the mounting part of a semiconductor chip on a circuit board in one example of a conventional HIC. FIG. 1(B) is a sectional view along line IB-IB in FIG. 1(A). FIG. 2(A) is a plan view showing the mounting part of a semiconductor chip on a circuit board in an HIC that is one embodiment of the present invention. FIG. 2(B) is a sectional view along line IIB-IIB in FIG. 2(A). FIG. 3 is a sectional view showing the mounting part of a semiconductor chip on a circuit board in an HIC that is another embodiment of the present invention.

In the drawings, (11) is a circuit board, (11a) is a through hole, (12) is a wire conductor, (13) is a semiconductor chip, (14) is a bonding wire, (16) is an insulator, and (16a) is a through hole.

Furthermore, codes that are the same within drawings indicate identical or equivalent parts.

Representative: Nobuichi Kuzuno, Patent Agent, and one other

- FIG. 1
- FIG. 2
- FIG. 3

PATENT ABSTRACTS OF JAPAN

(11)Publication number:

58-178529

(43)Date of publication of application: 19.10.1983

(51)lnt.Cl.

H01L 21/60

(21)Application number: 57-063012

(71)Applicant: MITSUBISHI ELECTRIC CORP

(22) Date of filing:

13.04.1982

(72)Inventor: KONDO TAKASHI


(54) HYBRID INTEGRATED CIRCUIT DEVICE

(57) Abstract:

PURPOSE: To reduce the area to be occupied by a circuit board by a method wherein a hole smaller in size than the semiconductor chip to be attached to the periphery of the hole is provided on the circuit board, a multiplicity of wiring conductors are fixed to the periphery of the hole, the semiconductor chip is bonded to the rear-side opening of the through hole, and the electrodes of the chip are connected to the front-side wiring conductors by means of wires running through the hole.

CONSTITUTION: A hole 11a with its size smaller than a semiconductor chip 13 is cut through a circuit board 11, and wiring conductors 12 extend outward on the circuit board 11 from the periphery of the hole 11a. The periphery of the chip 13 is fixed with an adhesive tightly to the periphery of the rear-side opening of the through hole 11a and wires 14 are connected to the electrodes provided on the chip 13. The wires 14 are let through the hole 11a to be bonded to the wiring conductors 12 on the front side of the circuit board 11. A

process follows wherein the upper surface of the chip 13, and the wires 14 are sealed by the sealant 15 such as silicone or epoxy. A wire-bonded device designed in this way occupies only the same package area as a flip-chip does regardless of its nature.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

(19 日本国特許庁 (JP)

①特許出願公開

⑩公開特許公報 (A)

昭58-178529

⑤ Int. Cl.³
H 01 L 21/60

識別記号

庁内整理番号 6819-5F **3公開 昭和58年(1983)10月19日**

発明の数 1 審査請求 有

(全 4 頁)

剑混成集積回路装置

2)特

頭 昭57-63012

22出

顧 昭57(1982)4月13日

仍発 明 者 近藤隆

伊丹市瑞原 4 丁目 1 番地三菱電

機株式会社エル・エス・アイ研 究所内

⑪出 願 人 三菱電機株式会社

東京都千代田区丸の内2丁目2

番3号

仰代 理 人 弁理士 葛野信一

外1名

明 細

1. 発明の名称

说成集積回路裝置

特許請求の範囲

(2) 回路基板の第2の袋面に、半導体ナップの 厚さより厚い厚さを有し上記第2の袋面の上記半 導体チップを固着すべき部位に対応する部分に上 記半導体チップの外形寸法より大きい形状の負達 孔を形成した絶縁体が設けられたことを特象とす る特許請求の範囲第1項記載の混成集積回路装置。 3. 発明の評細な説明

この発明は回路表板に半導体チップおよび外付け部品を裁者してなる進成無積回路装置(以下「BIC」と呼ぶ)に関するものである。

第1図(A)は従来の BICの一例の半導体チップの 回路基板への装着部を示す平面図、第1図(B)は第 1図(A)の I B - I B 観での断面図である。

図にかいて、(1) は表面の一部に凹部 (1a)が設けられた回路基板、(2) は回路基板 (1) の製面上に凹部 (1a)の製面上に凹部 (1a)の製面と増から伸びるように形成された複数値の配額導体、(3) は第1 の主面の端級に沿い五 い形成され第2 の主面が凹部 (1a)の面面に固着された半導体テップ、(4) は半導体テップ(3) の電極 (2) とを接がれた半導体テップ、(4) は半導体テップ(3) のをを接がれたせず)とこれに対応する配線等体(2) とを接ばすったがでするとの製品からなり凹部 (1a)内からその関係がより凹部 (1a)内からその関係があるとの一部にわたつて、半導体テップ(3) 、ボンディンクワイヤ(4) および配線等体

(2) の所要部分を覆うように施され外気から半導体 チップ(3)を保護するチップコートである。

ところで、この従来例のBICでは、半導体テッ ブ(3) の第 2 の主 面を回路書板(1) の凹部(1a)の底面 にろう接して半導体チップ(3)の各電極とこれらの 電極にそれぞれ対応する配額導体(2)とをポンディ ングワイヤ(4) で接続するいわゆるワイヤポンディ ング方式であるので、半導体テップ(3)の回路基板 (1)への実装面積が半導体サップ(3)の主面の面積は り大きくなる。従つて、時計などに用いるHIC のように、回路基板(1)の小形化が要求される場合 には不利であるという問題があつた。その上、テ ップコート(5)の回路器板(1)との接着面積も大きく なるので、回路基板(1)の無影張係数とチップコー ト(5)の無膨級係数との整によつてチップコート(6) 内に大きな応力が生じ、との応力によつてポンデ イングワイヤ(4)が新融するおそれがあり、信頼性 が思いという問題もあつた。このような問題を無 決するかめに、従来、半導体テップ(3)の複数個の 電船をすべて突起電池にして、これらの突起電池

ともに価格を安くしたBICを提供することを目的 とする。

第2図(A)はこの発明の一実施例のBICの半導体 テップの回路基板への装着部を示す平面図、第2 図(B)は第2図(A)のIIB-IIB線での断面図である。

をそれぞれの対応するに関係に(2)に付いられて、の対応があるに関係に(2)に付いるフリップが対方では、アンガーのでは、アンがでは、アンガーのでは、アンガーのでは、アンガー

この発明は、上述の欠点に無みてなされたもので、ワイヤボンディング方式を用いながら半導体ナップの回路基本への実施面積を小さくできるように半導体ナップ および回路 基板の構造を改良するととによつて、回路 基板の形状を小形化すると

ップ間の電極形成領域,ポンデイングワイヤ 04 および配線導体 03 の所表部分を微うように施され外気から半導体チップ間を保護するテップコートである。

とのように構成されたこの実施例では、半導体 テップ個の外形寸法より小さい形状の負通孔(11a) 内を通して半導体チップ四の電瓶とこれに対応す る記録導体内とをポンテイングワイヤ叫で接続す るので、ワイヤポンデインク方式でありながら半 罪体テップ四の回路基板(II)への実表而積を、 ップテップ方式の場合の実装面積とほぼ同一にす ることができ、回路基板側の小形化を図ることが てきる。また、半導体ナップDNの価格を、フリッ プテップ方式に用いる突起電極にした半導体テッ プ目の価格より安くすることができ、しかも製造 りをフリップチップ方式の場合の製造歩留り よりよくすることができるので、価格の低値を図 るととができる。更に、テップコート個の回路基 板(II)との接着而教を、第1図に示した従来例のそ れより小さくするととができるので、これらの間 の熱膨級係数の整によつてテップコート IBI 内に生 する応力が第1回に示した従来例のそれより小さ くなつて、この応力によつてポンデイングワイヤ UVが助観するおそれが少なくなり、信頼性を向上 させることができる。

とのようなこの実施例の構成では、第2凶に示した実施例と同様の効果がある上に、 純酸体 ig によつて半導体 チップ ig が保護されているので、 搬送時における取り扱いなどが容易になる。

の中央部の上記賞通孔の形状と同一形状の領域内 に電極を形成し、上記真遮孔と上記電極形成領域 とが一致するようにして上記半導体チップの上記 主面の周録部を上記回路載板の第2の表面に固治 して、上記半導体チップの上記電極と上記配線導 体とを上記負適孔内を適してポンデイングワイヤ で依忧するので、ワイヤポンデインクガ式であり ながら上記半導体チップの上記回路を放への尖鈸 面板をフリップチップ方式の福合の実装血板とは 控何一程度にすることができ、上記回路差板の小 形化を図ることができる。また、上記牛半体チッ ブの価格をフリップチップ方式に用いる契配権権 にした半導体チップの価格より安くすることがで き、しかも製造歩智りをフリップテップ方式の場 合の製造歩留りよりよくすることができるので、 価格の低敵を図ることができる。

4. 凶面の簡単な説明


第1図(A)は従来のBICの一例の半導体ナップの 回路を依への委者部を示す平面図、第1図(B)は第 1図(A)のIB-IB般での断面図、第2図(A)はこの との実施例では、絶縁体96を回路基板川に固定したが、絶縁体96を回路基板川と一体構造にしてもよい。


以上、説明したように、この発明のBICでは、 第1の表面上に配線導体が形成された回路差板に 所定形状の貝造孔を形成し、半導体チンプの主面

発明の一実施例の BICの半導体 チップの回路基故への装着部を示す平面図、第2図(B)は第2図(A)の [[B-I] B 解での断面図、第3図はこの発明の他の実施例の BICの半導体チップの回路基板への装着 都を示す断面図である。


図において、(II) は回路差板、(11a) は負通孔、
12 は配線導体、13 は半導体テンプ、04 はポンデインクワイヤ、06 は配鉄体、(16a) は負通孔である。
なお、図中同一符号はそれぞれ同一もしくは相当部分を示す。


代理人 島 射 信 一(外1名)





第 2 国





第3国

